

CS315-02 Processor Design Pipelining

Past scores and make up points

75% back on Project02, Project03, Project04

Address code quality for Project03, Project04

10 additional points per project

Last day of class

Project 06 Q₁/A


Data Memory

00

01

02

03



7C

↑
dword

Single-cycle processor

$$x = x * 4$$

Multi-cycle processor

$$\cup \\ \cup \\ s11; t0, t2$$

Pipelined processor


$$x = x * 7$$


Laundry

Laundry Steps


- 1) Wash W
- 2) Dry D
- 3) Fold F
- 4) Put away P

Assume: each
step takes 30 mins





Laundry Pipeline



1 load = 120 mins (2 hrs)

2 loads = 150 mins (2.5 hrs)

4 loads = 210 mins (3.5 hrs)

100 loads ?

$$\text{Serial : } 100 \times 2 \text{ hrs} = \boxed{200 \text{ hrs}}$$

Pipelining :

$$\begin{array}{r} 2 \text{ hrs} \qquad \qquad \qquad 30 \text{ ms} \\ 1 \times (2.0) + (100-1) \times (0.5) \\ 2 \qquad \qquad \qquad + (99) \times (0.5) \\ 2 + 49.5 = \boxed{51.5 \text{ hrs}} \\ 50 \end{array}$$

1000 loads

$$\begin{array}{r} 1 \times (2.0) + (1000-1) \times (0.5) \\ 2 + (999) \times (0.5) \\ 2 + 499.5 = \boxed{501.5 \text{ hrs}} \\ 500 \end{array}$$


Latency

Throughput


In principle

An n -stage pipeline
can speed up execution
by


$$\frac{1}{n}$$




Processor Pipelining



Instruction Pipeline Stage



addi a0, zero, 1



addi a1, zero, 2



Pipeline Hazards

Data Hazards


Control Hazards (jumps and branches)

Data Hazards

time →


addi t0, zero, 7

addi t1, t0, 3




Solution #1 insert nops

add zero, zero, zero



Solution #2

Forwarding



ld **t0**, (t1)

stall

add t2, **t0**, **t0**

Control →

Flush